

Product Specification

## GENERAL DESCRIPTION

OB2279 is a highly integrated current mode PWM control IC optimized for high performance, low standby power and cost effective offline flyback converter applications.

PWM switching frequency at normal operation is externally programmable and trimmed to tight range. At no load or light load condition, the IC operates in extended 'burst mode' to minimize switching loss. Lower standby power and higher conversion efficiency is thus achieved.

VDD low startup current and low operating current contribute to a reliable power on startup design with OB2279. A large value resistor could thus be used in the startup circuit for reduced power loss.

The internal slope compensation improves system large signal stability and reduces the possible subharmonic oscillation at high PWM duty cycle output. Leading-edge blanking on current sense input removes the signal glitch due to snubber circuit diode reverse recovery and greatly reduces the external component count and system cost in the design.

OB2279 offers comprehensive protection coverage including Cycle-by-Cycle current Voltage limiting(OCP), VDD Under Lockout(UVLO). VDD Over Voltage Protection(OVP), VDD Clamp, Gate Clamp, Over Load protection(OLP) and Over Temperature protection (OTP), etc.

Different latch shutdown options are offered on OB2279 in different device version. T version supports both OVP and OTP latch shutdown. L version provides all OVP, OTP and OLP latch shutdown control.

Excellent EMI performance is achieved with On-Bright proprietary frequency shuffling technique together with soft switching control at the totem pole gate drive output.

OB2279 is offered in SOP-8 and DIP-8 packages.


## FEATURES

- On-Bright Proprietary Frequency Shuffling Technology for Improved EMI Performance
- Power On Soft Start
- Extended Burst Mode Control For Improved Efficiency and Minimum Standby Power Design
- Audio Noise Free Operation
- External Programmable PWM Switching Frequency
- Internal Synchronized Slope Compensation
- Low VIN/VDD Startup Current(3uA) and Low Operating Current (2.3mA)
- Leading Edge Blanking on Current Sense Input
- Complete Protection Coverage with selective protections for Latch Shutdown
  - VDD Over Voltage Protection(OVP) Latch Shutdown
  - Over Temperature Protection(OTP) Latch Shutdown
  - Over Load Protection. (OLP) Auto recovery or Latch Shutdown
  - VDD Under Voltage Lockout with Hysteresis (UVLO)
  - Gate Output Voltage Clamp (16.5V)
- Built-in OCP Compensation to Achieve Minimum OPP Variation over Universal AC Input Range.

## APPLICATIONS

Offline AC/DC flyback converter for

- Adaptor
- Notebook Adaptor
- LCD Monitor/TV/PC/Set-Top Box Power Supplies
- Open-frame SMPS
- Printer Power



©On-Bright Electronics

## Confidential


Datasheet OB\_DOC\_DS\_2279A2



## **GENERAL INFORMATION**

#### Pin Configuration

The pin map of OB2279 in DIP8 and SOP8 package is shown as below.



### **Ordering Information**

Part Number	Description
OB2279AP-T	DIP8, tube package, T version with OVP/OTP latch
OB2279AP-L	DIP8, tube package, L version with OVP/OTP/OLP latch
OB2279CP-T	SOP8, tube package, T version with OVP/OTP latch
OB2279CPA-T	SOP8, taping package, T version with OVP/OTP latch
OB2279CP-L	SOP8, tube package, L version with OVP/OTP/OLP latch
OB2279CPA-L	SOP8, taping package, L version with OVP/OTP/OLP latch

**Note:** All Devices are offered in Pb-free Package if not otherwise noted.


#### Package Dissipation Rating

Package	Rθ <b>JA (℃/W)</b>
DIP8	90
SOP8	150

#### **Absolute Maximum Ratings**

Absolute maximum ratings	
Parameter	Value
VDD Clamp Voltage (V <sub>clamp</sub> )	35 V
VDD Clamp Continuous Current	10 mA
VIN / VDD Input Voltage	-0.3V to V <sub>clamp</sub>
FB Input Voltage	-0.3 to 7V
Sense Input Voltage	-0.3 to 7V
RT Input Voltage	-0.3 to 7V
RI Input Voltage	-0.3 to 7V
Min/Max Operating Junction Temperature $T_J$	<b>-20 to 150</b> ℃
Min/Max Storage Temperature T <sub>stg</sub>	-55 to 150 ℃
Lead Temperature (Soldering, 10 seconds)	<b>260</b> ℃


**Note:** Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.






# **Marking Information**





A: DIP8 Package P: Pb-free Package Y: Year Code(0-9) WW: Week Code(01-52) X: Version s: Internal Code




# **TERMINAL ASSIGNMENTS**

Pin Num	Pin Name	I/O	Description
1	GND	Р	Ground
2	FB	I	Feedback input pin. PWM duty cycle is determined by voltage level into this pin and current-sense signal level at Pin 6.
3	VIN	I	Connected through a large value resistor to rectified line input for startup and line voltage sensing.
4	RI	I	Internal oscillator frequency setting pin. A resistor connected between RI and GND sets the PWM frequency.
5	RT	I	Dual function pin. Either connected through a NTC resistor to GND for over temperature shutdown control or used as latch shutdown control input.
6	SENSE	I	Current sense input pin. Connected to MOSFET current sensing resistor node.
7	VDD	Р	DC power supply pin.
8	GATE	0	Totem-pole gate drive output for power MOSFET.
on	3119		



## **BLOCK DIAGRAM**



## **RECOMMENDED OPERATING CONDITION**

Symbol	Parameter	Min	Max	Unit
VDD	VDD Supply Voltage	11.5	25	V
T <sub>A</sub>	Operating Ambient Temperature	-20	85	°C
	ight			



# **ELECTRICAL CHARACTERISTICS**

(TA = 25°C, RI=100K ohm, VDD=16V, if not otherwise noted)


Symbol Supply Voltage (	חחע			Тур		Unit
	v D D j					
I_VDD_Startup	VDD Start up Current	VDD =15V Measure current into VDD		3	20	uA
I_VDD_Ops	Operation Current	V <sub>FB</sub> =3V		2.3		mA
UVLO(Enter)	VDD Under Voltage Lockout Enter		8.8	9.8	10.8	v
UVLO(Exit)	VDD Under Voltage Lockout Exit (Startup)		15.5	16.5	17.5	v
OVP(Latch)	VDD Over Voltage Latch Trigger		26.5	28	29.5	V
OVP(De-Latch)	VDD Latch Release Voltage Threshold			7.5		V
l(Vdd)_latch	VDD bleeding current at latch shutdown when VDD = 9V		~	45		uA
T <sub>D</sub> OVP	VDD OVP Debounce time			80		uSec
V <sub>DD</sub> _Clamp	V <sub>DD</sub> Zener Clamp Voltage	I(V <sub>DD</sub> ) = 5 mA		35		V
T_Softstart	Soft Start Time			3		mSec
Feedback Input S			1			
A <sub>VCS</sub>	PWM Input Gain	$\Delta V_{FB} / \Delta V_{cs}$		2.8		V/V
V <sub>FB</sub> Open	V <sub>FB</sub> Open Voltage			6.2		V
I <sub>FB</sub> _Short	FB pin short circuit current	Short FB pin to GND, measure current		0.75		mA
V <sub>TH</sub> _0D	Zero Duty Cycle FB Threshold Voltage	0			0.95	V
V <sub>TH</sub> BM	Burst Mode FB Threshold Voltage			1.6		V
V <sub>TH</sub> _PL	Power Limiting FB Threshold Voltage			4.4		V
T <sub>D</sub> PL	Power limiting Debounce Time			80		mSec
Z <sub>FB</sub> _IN	Input Impedance			9.0		Kohm
Current Sense In					_	
T_blanking	Sense Input Leading Edge Blanking Time			300		nSec
Z <sub>SENSE</sub> IN	Sense Input Impedance			30		Kohm
T <sub>D</sub> OC	Over Current Detection and Control Delay	CL=1nf at GATE,		70		nSec
V <sub>TH</sub> OC_0	Current Limiting Threshold at No Compensation	l(VIN) = 0uA	0.85	0.90	0.95	v
V <sub>TH</sub> _OC_1	Current Limiting Threshold at Compensation	I(VIN) = 150uA,		0.80		V
Oscillator			1	1	1	
F <sub>osc</sub>	Normal Oscillation Frequency		60	65	70	KHZ
∆f_Temp	Central Frequency Temperature Stability	<b>-2</b> 0℃ to 100 ℃		3		%
$\Delta f VDD$	Temperature Stability	VDD = 12-28V,		3		%




$\begin{tabular}{ c c c c c c } \hline RL ange & 50 & 100 & 250 & F \\ V RL open & Rl open voltage & 2.0 & V \\ \hline V RL open & Rl open voltage & 20 & F \\ \hline BM & Frequency & 20 & F \\ \hline F_BM & Frequency & 20 & F \\ \hline Gate Drive Output \\ \hline VOL & Output Low Level & Io = 20 mA & 0.3 & V \\ \hline VOH & Output High Level & Io = 20 mA & 11 & 0 & V \\ \hline VOH & Output High Level & Io = 20 mA & 11 & 0 & V \\ \hline VG_Clamp & Level & Io = 20 mA & 11 & 0 & V \\ \hline VG_Clamp & Uutput Clamp Voltage & 16.5 & V \\ \hline T_r & Output Rising Time & CL = 1nf & 120 & r \\ \hline Over Temperature Protection & & & & & & \\ \hline I_RT & Output Current of RT pin & 70 & L \\ \hline V_{TL} OPE & OTP Threshold Voltage & 1.015 & 1.065 & 1.115 & V \\ \hline T_D OTP & OTP Drebounce Time & 100 & U \\ \hline V_{RT} Open & RT Pin Open Voltage & 3.7 & V \\ \hline Frequency Shuffling & & & & & & \\ \hline \Delta f_OSC & Frequency & Modulation & -3 & 3 & 3 & 9 \\ \hline Freq_Shuffling & Shuffling Frequency & 32 & I & & & \\ \hline \end{array}$	RI_rangeOperating RI Range50100250KV_RI_openRI open voltage2.0VVF_BMBurst Mode Base Frequency20KGate Drive OutputVOLOutput Low LevelIo = 20 mA100.3VVOLOutput Low LevelIo = 20 mA11VVVG_ClampOutput Clamp Voltage Level16.516.5VT_rOutput Rising TimeCL = 1nf120nT_fOutput Falling TimeCL = 1nf50nOver Temperature Protection10.0151.0651.115VVTH_OTPOTP Threshold Voltage1.0151.0651.115VT_D_OTPOTP De-bounce Time100000V_RT_OpenRT Pin Open Voltage3.7VVFrequency Modulation		Voltage Stability					
F_BMBurstModeBaseImage: Constraint of the systemGate Drive OutputOutput Low LevelIo = 20 mAImage: Constraint of the systemVOLOutput Low LevelIo = 20 mAImage: Constraint of the systemVOHOutput High LevelIo = 20 mAImage: Constraint of the systemVG_ClampOutput Clamp VoltageInfImage: Constraint of the systemLevelInf120Image: Constraint of the systemVG_ClampOutput Rising TimeCL = 1nf120T_rOutput Rising TimeCL = 1nf120T_fOutput Current of RT pin70Image: Current of RT pinVTH_OTPOTP Threshold Voltage1.0151.065V_TH_OPPOTP Debounce Time100Image: Current of RT pinV_RT_OpenRT Pin Open Voltage3.7NAf_OSCFrequencyModulation range /Base frequency-333Freq_ShufflingShuffling Frequency32Image: Frequency	F_BMBurstModeBaseImage: Constraint of the systemGate Drive OutputOutput Low LevelIo = 20 mAImage: Constraint of the systemVOLOutput Low LevelIo = 20 mAImage: Constraint of the systemVOHOutput High LevelIo = 20 mAImage: Constraint of the systemVG_ClampOutput Clamp VoltageInfImage: Constraint of the systemLevelInfOutput Clamp VoltageInfInfLevelInfImage: Constraint of the systemImage: Constraint of the systemVG_ClampOutput Rising TimeCL = 1nfImage: Constraint of the systemT_fOutput Rising TimeCL = 1nfImage: Constraint of the systemOver Temperature ProtectionImage: Constraint of the systemImage: Constraint of the systemI_RTOutput Current of RT pinToImage: Constraint of the systemV_H_OPPOTP Debounce TimeImage: Constraint of the systemImage: Constraint of the systemV_RT_OpenRT Pin Open VoltageImage: Constraint of the systemImage: Constraint of the systemMd_f_OSCFrequencyModulation range /Base frequencyImage: Constraint of the systemImage: Constraint of the systemMd_f_OSCFrequencyModulation range /Base frequencyImage: Constraint of the systemImage: Constraint of the systemMd_f_OSCFrequencyModulation range /Base frequencyImage: Constraint of the systemImage: Constraint of the systemMd_f_OSCFrequencyImage: Constraint of the system </td <td></td> <td>Operating RI Range</td> <td></td> <td>50</td> <td></td> <td>250</td> <td>K</td>		Operating RI Range		50		250	K
F_BMFrequency20PGate Drive OutputVOLOutput Low Levello = 20 mA10.3NVOHOutput High Levello = 20 mA11NNVG_ClampOutput Clamp Voltage Levello = 20 mA11NNT_rOutput Rising TimeCL = 1nf120rOver Temperature Protection70uVNI_RTOutput Current of RT pin70uUV_T_DOPOTP Debounce Time100uUV_RT_OpenRT Pin Open Voltage3.7NM_OSCFrequency Modulation range /Base frequency-3339Freq_ShufflingShuffling Frequency-339	F_BMFrequency20PGate Drive OutputVolOutput Low Levello = 20 mA0.3NVOHOutput High Levello = 20 mA11NVG_ClampOutput Clamp Voltage Levello = 20 mA11NT_rOutput Rising TimeCL = 1nf120nOver Temperature Protection70uVI_RTOutput Current of RT pin70uV_RT_OpenRT Pin Open Voltage1.0151.0651.115V_R_CopenRT Pin Open Voltage3.7VFrequency ShufflingFrequency Modulation range /Base frequency-339Freq_ShufflingShuffling Frequency-339					2.0		V
Gate Drive OutputImage: Constraint of the systemVOLOutput Low LevelIo = 20 mA0.3VOHOutput High LevelIo = 20 mA11VG_ClampOutput Clamp Voltage Level16.5NT_rOutput Rising TimeCL = 1nf120T_fOutput Falling TimeCL = 1nf50IRTOutput Current of RT pin70Image: CL = 1nfIRTOutput Current of RT pin70Image: CL = 1nfIRTOutput Current of RT pin1.0151.065I_nDTPOTP Threshold Voltage1.0151.065I_nDCTPOTP De-bounce Time100Image: CL = 1nfI_nOSCFrequencyModulation3.7Af_OSCFrequency-33Freq_ShufflingShuffling Frequency-33	Gate Drive OutputImage: Constraint of the systemVOLOutput Low LevelIo = 20 mA0.3VOHOutput High LevelIo = 20 mA11VG_ClampOutput Clamp Voltage16.5VLevelImage: CL = 1nf120Image: CL = 1nfT_fOutput Falling TimeCL = 1nf50I_RTOutput Current of RT pin70Image: CL = 1nfVTH_OTPOTP Threshold Voltage1.0151.065I_RT_OPENRT Pin Open Voltage1.0151.065I_D_OTPOTP De-bounce Time100Image: CL = 1nfI_D_OTPOTP De-bounce Time100Image: CL = 1nfI_D_OTPOTP De-bounce Time1.0151.065I_RT_OPENRT Pin Open Voltage3.7VFrequency ShufflingFrequency-33Af_OSCFrequency Modulation range /Base frequency-33Freq_ShufflingShuffling Frequency32F	FBM				20		ĸ
VOLOutput Low LevelIo = 20 mA0.3NVOHOutput High LevelIo = 20 mA11NVG_ClampOutput Clamp Voltage Level16.5NT_rOutput Rising TimeCL = 1nf120rT_fOutput Falling TimeCL = 1nf50rOver Temperature ProtectionI RTOutput Current of RT pin70uV_H_OTPOTP Threshold Voltage1.0151.0651.115N_DOTPOTP De-bounce Time100uV_RT_OpenRT Pin Open Voltage3.7NFrequency Modulation range /Base frequencyAf_OSCFrequency Modulation range /Base frequency-339Freq_Shuffling	VOLOutput Low LevelIo = 20 mA0.3NVOHOutput High LevelIo = 20 mA11NVG_ClampOutput Clamp Voltage Level16.5NT_rOutput Rising TimeCL = 1nf120nT_fOutput Falling TimeCL = 1nf50nOver Temperature ProtectionI RTOutput Current of RT pin70uV_H_OTPOTP Threshold Voltage1.0151.0651.115N_T_DOPNOTP De-bounce Time100uV_RT_OpenRT Pin Open Voltage3.7NFrequency Modulation range /Base frequencyAf_OSCFrequency Modulation range /Base frequency-339Freq_Shuffling					20		
VOH      Output High Level      Io = 20 mA      11      N        VG_Clamp      Output Clamp Voltage Level      16.5      N        T_r      Output Rising Time      CL = 1nf      120      r        T_f      Output Falling Time      CL = 1nf      120      r        Over Temperature Protection      70      0      0      0        I_RT      Output Current of RT pin      70      0      0        V_H_OTP      OTP Threshold Voltage      1.015      1.065      1.115      N        T_D_OTP      OTP De-bounce Time      100      0      V        V_RT_Open      RT Pin Open Voltage      3.7      V        Frequency Shuffling      -3      3      9        Af_OSC      Frequency Modulation range /Base frequency      -3      3      9        Freq_Shuffling      Shuffling Frequency      32      H	VOH      Output High Level      Io = 20 mA      11      N        VG_Clamp      Output Clamp Voltage Level      16.5      N        T_r      Output Rising Time      CL = 1nf      120      n        T_f      Output Falling Time      CL = 1nf      50      n        Over Temperature Protection      70      u      u        I_RT      Output Current of RT pin      70      u        V_H_OTP      OTP Threshold Voltage      1.015      1.065      1.115      N        T_D_OTP      OTP De-bounce Time      100      u      V      N        V_RT_Open      RT Pin Open Voltage      3.7      V      V        Frequency Shuffling      -3      3      9        Freq_Shuffling      Shuffling Frequency      32      F					1		T
VG_ClampOutputClampVoltage Level16.5NT_rOutput Rising TimeCL = 1nf120rT_fOutput Falling TimeCL = 1nf50rOver Temperature ProtectionI_RTOutput Current of RT pin70uV_H_OTPOTP Threshold Voltage1.0151.0651.115T_b_OTPOTP De-bounce Time100uV_RT_OpenRT Pin Open Voltage3.7NFrequency Modulation range /Base frequencyAf_OSCFrequency32IFreq_ShufflingShuffling Frequency32I	VG_ClampOutputClampVoltage Level16.5VT_rOutput Rising TimeCL = 1nf120nT_fOutput Falling TimeCL = 1nf50nOver Temperature ProtectionI I.RTOutput Current of RT pin70uU T_H_OTPOTP Threshold Voltage1.0151.0651.115NT_D_OTPOTP De-bounce Time100uuV_RT_OpenRT Pin Open Voltage3.7VFrequency Shuffling $\Delta f_OSC$ Frequency-339Freq_ShufflingShuffling Frequency32I						0.3	
VG_ClampLevelIT_rOutput Rising TimeCL = 1nf120T_fOutput Falling TimeCL = 1nf50Over Temperature ProtectionIRTOutput Current of RT pinI RTOutput Current of RT pin70UH_OTPOTP Threshold Voltage1.0151.0651.115T_oOTPOTP De-bounce TimeV_RT_OpenRT Pin Open VoltageAf_OSCFrequencyFreq_ShufflingShuffling Frequency32I	VG_ClampLevelImage: CL = 1 from the second s	VOH		lo = 20 mA	11			
T_fOutput Falling TimeCL = 1nf50rOver Temperature ProtectionI_RTOutput Current of RT pin70uV Th_OTPOTP Threshold Voltage1.0151.0651.115T_o_OTPOTP De-bounce Time100uV_RT_OpenRT Pin Open Voltage3.7VFrequency ShufflingFrequency Modulation range /Base frequencyAf_OSCFrequency Modulation range /Base frequency-33Freq_ShufflingShuffling Frequency32H	T_fOutput Falling TimeCL = 1nf50nOver Temperature ProtectionI_RTOutput Current of RT pin70uV T_L_OTPOTP Threshold Voltage1.0151.0651.115V T_D_OTPOTP De-bounce Time100uV RT_OpenRT Pin Open Voltage3.7VFrequency Shuffling $\Delta f_OSC$ Frequency Modulation range /Base frequency-339Freq_ShufflingShuffling Frequency32H	VG_Clamp				16.5		V
Over Temperature Protection      I_RT    Output Current of RT pin    70    u      V <sub>TH</sub> _OTP    OTP Threshold Voltage    1.015    1.065    1.115    N      T <sub>D</sub> _OTP    OTP De-bounce Time    100    u    u    V    RT_Open    RT Pin Open Voltage    3.7    N      Frequency Shuffling      Δf_OSC    Frequency    -3    3    9      Freq_Shuffling    Shuffling Frequency    32    1	Over Temperature Protection    70      I_RT    Output Current of RT pin    70    0      V <sub>TH</sub> _OTP    OTP Threshold Voltage    1.015    1.065    1.115    V      To_OTP    OTP De-bounce Time    100    0    0    0    V      V_RT_Open    RT Pin Open Voltage    3.7    V    V      Frequency Shuffling    3.7    V      Δf_OSC    Frequency Modulation range /Base frequency    -3    3    9      Freq_Shuffling    Shuffling Frequency    32    1    H	T_r	Output Rising Time	CL = 1nf		120		n
Over Temperature Protection      70      0        I_RT      Output Current of RT pin      70      0      0        VTH_OTP      OTP Threshold Voltage      1.015      1.065      1.115      N        To_OTP      OTP De-bounce Time      100      0      0      0      0      0        V_RT_Open      RT Pin Open Voltage      3.7      N      N        Frequency Shuffling      -3      3      9        Af_OSC      Frequency Modulation range /Base frequency      -3      3      9        Freq_Shuffling      Shuffling Frequency      32      1      1	Over Temperature Protection      70      u        I_RT      Output Current of RT pin      70      u        VTH_OTP      OTP Threshold Voltage      1.015      1.065      1.115      V        To_OTP      OTP De-bounce Time      100      u      u      V      V      V      To      0      u        V_B_OTP      OTP De-bounce Time      100      u      u      V      N        To_Open      RT Pin Open Voltage      3.7      V      V      N        Frequency Shuffling       3.7      V      V        Af_OSC      Frequency Modulation range /Base frequency      -3      3      9        Freq_Shuffling      Shuffling Frequency      -3      32      I			CL = 1nf		50		n
V <sub>TH</sub> _OTP    OTP Threshold Voltage    1.015    1.065    1.115    V      T <sub>D</sub> _OTP    OTP De-bounce Time    100    u      V_RT_Open    RT Pin Open Voltage    3.7    V      Frequency Shuffling    -3    3    9      Af_OSC    Frequency Modulation range /Base frequency    -3    32    1      Freq_Shuffling    Shuffling Frequency    32    1    1	V <sub>TH</sub> _OTP    OTP Threshold Voltage    1.015    1.065    1.115    V      T <sub>D</sub> _OTP    OTP De-bounce Time    100    u      V_RT_Open    RT Pin Open Voltage    3.7    V      Frequency Shuffling    -3    3    9      Af_OSC    Frequency Modulation range /Base frequency    -3    32    F      Freq_Shuffling    Shuffling Frequency    32    F	<b>Over Temperatur</b>			-			
T <sub>D</sub> _OTP    OTP De-bounce Time    100    u      V_RT_Open    RT Pin Open Voltage    3.7    N      Frequency Shuffling    Stream of the s	T <sub>D</sub> _OTP    OTP De-bounce Time    100    u      V_RT_Open    RT Pin Open Voltage    3.7    V      Frequency Shuffling    Stream of the s	I_RT	Output Current of RT pin			70		u
V_RT_Open    RT Pin Open Voltage    3.7    N      Frequency Shuffling    -3    3    9      Af_OSC    Frequency Modulation range /Base frequency    -3    32    F      Freq_Shuffling    Shuffling Frequency    32    F	V RT_Open    RT Pin Open Voltage    3.7    V      Frequency Shuffling    -3    3    9      Af_OSC    Frequency Modulation range /Base frequency    -3    32    F      Freq_Shuffling    Shuffling Frequency    32    F	V <sub>TH</sub> _OTP	OTP Threshold Voltage		1.015	1.065	1.115	V
Frequency Shuffling      \Delta_OSC    Frequency Modulation range /Base frequency    -3    3    9      Freq_Shuffling    Shuffling Frequency    32    1	Frequency Shuffling      \Delta_OSC    Frequency Modulation range /Base frequency    -3    3    9      Freq_Shuffling    Shuffling Frequency    32    I					100		u
Δf_OSC    Frequency    Modulation range /Base frequency    -3    3    9      Freq_Shuffling    Shuffling Frequency    32    1    1	Δf_OSC    Frequency    Modulation range /Base frequency    -3    3    9      Freq_Shuffling    Shuffling Frequency    32    I    I	V_RT_Open	RT Pin Open Voltage			3.7		V
Ar_OSC  range /Base frequency 3  -3  3  9    Freq_Shuffling  Shuffling Frequency  32  I	Ar_OSC  range /Base frequency 3  3  9    Freq_Shuffling  Shuffling Frequency  32  F	<b>Frequency Shuff</b>						
Freq_Shuffling  Shuffling Frequency	Freq_Shuffling  Shuffling Frequency	Af OSC			-3		3	0,
Freq_Shuffling   32   1	Freq_Shuttling   Shuffling Frequency   32   F	—	range /Base frequency				<u> </u>	
confidentia. Bright	confidentia. Bright	Freq_Shuffling	Shuffling Frequency			32		ŀ
SUPERIOR				del				
			coni	del				
			coni	del				
		on Br						





# **CHARACTERIZATION PLOTS**













# **OPERATION DESCRIPTION**

OB2279 is a highly integrated PWM controller IC optimized for offline flyback converter applications with requirement in latch shutdown or auto recovery. The extended burst mode control greatly reduces the standby power consumption and helps the design easily meet the international power conservation requirements.

#### • Startup Current and Start up Control

Startup current of OB2279 is designed to be very low so that VDD could be charged up above UVLO(exit) threshold level and device starts up quickly. A large value startup resistor can therefore be used to minimize the power loss yet reliable startup in application. For a typical AC/DC adaptor with universal input range design, a 2 M $\Omega$ , 1/8 W startup resistor could be used together with a VDD capacitor to provide a fast startup and yet low power dissipation design solution.

## • Operating Current

The Operating current of OB2279 is low at 2.3mA. Good efficiency is achieved with OB2279 low operating current together with extended burst mode control schemes.

## • Frequency shuffling for EMI improvement

The frequency Shuffling/jittering (switching frequency modulation) is implemented in OB2279. The oscillation frequency is modulated with a internally generated random source so that the tone energy is evenly spread out. The spread spectrum minimizes the conduction band EMI and therefore eases the system design in meeting stringent EMI requirement.

## • Burst Mode Operation

At zero load or light load condition, most of the power dissipation in a switching mode power supply is from switching loss of the MOSFET transistor, the core loss of the transformer and the loss in the snubber circuit. The magnitude of power loss is in proportion to the number of switching events within a fixed period of time. Reducing switching events leads to the reduction on the power loss and thus conserves the energy. OB2279 self adjusts the switching mode according to the loading condition. At no load or light load condition, the FB input drops below burst mode threshold level. Device enters Burst Mode control. The Gate drive output switches only when VDD voltage drops below a preset level and FB input is actived to output an on state.

Otherwise the gate drive remains at off state to minimize the switching loss thus reduce the standby power consumption to the greatest extend.

The nature of high frequency switching also reduces the audio noise at any loading conditions.

## • Oscillator Operation

A resistor connected between RI and GND sets the constant current source to charge/discharge the internal cap and thus the PWM oscillator frequency is determined. The relationship between RI and switching frequency follows the below equation within the specified RI in Kohm range at nominal loading operational condition.

$$F_{osc} = \frac{6500}{RI(Kohm)}(Khz)$$

# • Current Sensing and Leading Edge Blanking (LEB)

Cycle-by-Cycle current limiting is offered in OB2279 current mode PWM control. The switch current is detected by a sense resistor into the sense pin. An internal leading edge blanking circuit chops off the sense voltage spike at initial MOSFET on state due to snubber diode reverse recovery so that the external RC filtering on sense input is no longer needed. The current limit comparator is disabled and cannot turn off the external MOSFET during the blanking period. The PWM duty cycle is determined by the current sense input voltage and the FB input voltage.

# Internal Synchronized Slope Compensation

Built-in slope compensation circuit adds voltage ramp onto the current sense input voltage for PWM generation. This greatly improves the close loop stability at CCM and prevents the subharmonic oscillation and thus reduces the output ripple voltage.

# • Over Temperature Protection with Latch Shutdown

A NTC resistor in series with a regular resistor should be connected between RT and GND for temperature sensing and protection. NTC resistor value becomes lower when the ambient temperature rises. With the fixed internal current  $I_{RT}$  flowing through the resistors, the voltage at RT pin becomes lower at high temperature. The internal OTP circuit is triggered and shutdown the



MOSFET when the sensed input voltage is lower than  $V_{TH}$ \_OTP. OTP is a latched shutdown.

 RT Pin Used as Latch Shutdown Input Control

RT pin could also be used as a control input to implement system latch shutdown function.

An example is to implement system OVP protection with a latch shutdown function through a photo coupler and affiliated circuits. When OVP detection signal connected to RT is lower than  $V_{TH}$ \_OTP, OB2279 controls system into latch shutdown. The recovery of the AC/DC system could only start by resetting internal latch when VDD voltage drops below VDD\_De-latch value. This could be achieved by unplugging/re-plugging of AC source in AC start-up configuration.

### • Gate Drive

OB2279 Gate is connected to the Gate of an external MOSFET for power switch control. Too weak the gate drive strength results in higher conduction and switch loss of MOSFET while too strong gate drive output compromises the EMI.

Good tradeoff is achieved through the built-in totem pole gate drive design with right output strength and dead time control. The low idle loss and good EMI system design is easier to achieve with this dedicated control scheme. An internal 16.5V clamp is added for MOSFET gate protection at higher than expected VDD input.

#### • Protection Controls

Good system reliability is achieved with OB2279's rich protection features including Cycle-by-Cycle current limiting (OCP), Over Load Protection (OLP) with auto-recovery(T version) or latch shutdown(L version), over temperature protection (OTP) with latch shutdown, on-chip VDD over voltage protection (OVP) with latch shutdown and under voltage lockout (UVLO).

VDD OVP protection is a latched shutdown in OB2279.

The OCP threshold value is self adjusted lower at higher current into VIN pin. This OCP threshold slope adjustment helps to compensate the increased output power limit at higher AC voltage caused by inherent Over-Current sensing and control delay. A constant output power limit is achieved with recommended OCP compensation scheme.

At output overload condition, FB voltage is set higher. When FB input exceeds power limit threshold value for more than 80mS, control circuit reacts to turnoff the power MOSFET. This is so called OLP shutdown. It is either autorecovery or latched shutdown depending on version of OB2279.


Similarly, control circuit shutdowns the power MOSFET when an Over Temperature condition is detected. This shuts down is latched.


VDD is supplied with transformer auxiliary winding output. It is clamped when VDD is higher than 35V. MOSFET is shut down when VDD drops below UVLO(enter) limit and device enters power on start-up sequence thereafter.




# PACKAGE MECHANICAL DATA

## 8-Pin Plastic DIP








Cumhal	Dimensions	In Millimeters	Dimensions	s In Inches
Symbol	Min	Max	Min	Max
A	3.710	5.334	0.146	0.210
A1	0.381		0.015	
A2	2.921	4.953	0.115	0.195
В	0.350	0.650	0.014	0.026
B1	1.524	(BSC)	0.06 (	BSC)
С	0.200	0.360	0.008	0.014
D	9.000	10.160	0.354	0.400
E	6.096	7.112	0.240	0.280
E1	7.320	8.255	0.288	0.325
е	2.540	2.540 (BSC) 0.1 (BSC		BSC)
L	2.921	3.810	0.115	0.150
E2	7.620	10.920	0.300	0.430



## 8-Pin Plastic SOP



Inches
Max
0.069
0.010
0.065
0.020
0.010
0.203
0.157
0.244
SC)
0.050
8°



## IMPORTANT NOTICE

#### RIGHT TO MAKE CHANGES

On-Bright Electronics Corp. reserves the right to make corrections, modifications, enhancements, improvements and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

#### WARRANTY INFORMATION

On-Bright Electronics Corp. warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with its standard warranty. Testing and other quality control techniques are used to the extent it deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

On-Bright Electronics Corp. assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using On-Bright's components, data sheet and application notes. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

#### LIFE SUPPORT

On-Bright Electronics Corp.'s products are not designed to be used as components in devices intended to support or sustain human life. On-bright Electronics Corp. will not be held liable for any damages or claims resulting from the use of its products in medical applications.

#### MILITARY

On-Bright Electronics Corp.'s products are not designed for use in military applications. On-Bright Electronics Corp. will not be held liable for any damages or claims resulting from the use of its products in military applications.